Update for 02-11-21 15:15
This commit is contained in:
parent
91516c8133
commit
352726c82d
11
tech/D-flip-flop.wiki
Normal file
11
tech/D-flip-flop.wiki
Normal file
@ -0,0 +1,11 @@
|
|||||||
|
= D-flip-Flop =
|
||||||
|
|
||||||
|
A D-flip-flop or data flip flop is a type of flip flop that can store a bit,
|
||||||
|
and has two inputs and two outputs
|
||||||
|
|
||||||
|
* D (data) input
|
||||||
|
* CLK (Clock) input
|
||||||
|
* Q (Stored Data) output
|
||||||
|
* NOT_Q (Stored Data) output
|
||||||
|
|
||||||
|
The D flip flop only changes on the rising edge of the clock.
|
5
tech/Flip-flop.wiki
Normal file
5
tech/Flip-flop.wiki
Normal file
@ -0,0 +1,5 @@
|
|||||||
|
= Flip Flop =
|
||||||
|
|
||||||
|
A Flip flop is a type of circut that is capable of storing a state, or acting
|
||||||
|
as a form of memory. Flip flops almost always feed part of their output back
|
||||||
|
into their input
|
@ -7,10 +7,11 @@ Both digital and analog components
|
|||||||
|
|
||||||
* [[multiplexer|Multiplexer]]
|
* [[multiplexer|Multiplexer]]
|
||||||
|
|
||||||
|
|
||||||
== Sequential ==
|
== Sequential ==
|
||||||
|
|
||||||
* [[buffer|Buffer]]
|
* [[buffer|Buffer]]
|
||||||
|
* [[Flip-flop]]
|
||||||
|
* [[registers|Registers]]
|
||||||
|
|
||||||
== Theoretical ==
|
== Theoretical ==
|
||||||
|
|
||||||
|
16
tech/registers.wiki
Normal file
16
tech/registers.wiki
Normal file
@ -0,0 +1,16 @@
|
|||||||
|
= Registers =
|
||||||
|
|
||||||
|
A register is a group of [[Flip-flop]]s.
|
||||||
|
|
||||||
|
* Each flip flop shares a common clock
|
||||||
|
* Each flip flop is capable of storing 1bit of info
|
||||||
|
|
||||||
|
In general _a n-bit register is a group of n-flip-flops_
|
||||||
|
|
||||||
|
Registers with combinational gates hold binary info, and the gates can
|
||||||
|
determine how info is moved in/out of the register
|
||||||
|
|
||||||
|
== 4 bit register ==
|
||||||
|
|
||||||
|
* Group of 4 [[D-flip-flop]]
|
||||||
|
|
Loading…
Reference in New Issue
Block a user