tyler
/
vimwiki
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

Update for 20-11-21 19:00

This commit is contained in:
Tyler Perkins 2021-11-20 19:00:01 -05:00
parent e1c41cb1dc
commit 9ad6ecd5fa
1 changed files with 14 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

15
tech/SPI.wiki
View File

@ -29,4 +29,17 @@ back to the master.
On the *rising edge* of the clock, each device reads what is currently set on
the respective input port. The chip must also have its output set before the
rising edge, to ensure that the device will receive the data it intends to
send. All of this only occurs when CS is set low.
send. All of this only occurs when CS is set low. This is known as *mode 0*
Ther are several other modes. All of the modes are detailed in the table below.
| Mode | CLK default | Send on | Sample on |
--------------------------------------------
| 0 | LOW | falling edge | rising edge |
| 1 | LOW | rising edge | falling edge |
| 2 | HIGH | rising edge | falling edge |
| 3 | HIGH | falling edge | rising edge |