Update for 20-11-21 19:00
This commit is contained in:
parent
e1c41cb1dc
commit
9ad6ecd5fa
@ -29,4 +29,17 @@ back to the master.
|
|||||||
On the *rising edge* of the clock, each device reads what is currently set on
|
On the *rising edge* of the clock, each device reads what is currently set on
|
||||||
the respective input port. The chip must also have its output set before the
|
the respective input port. The chip must also have its output set before the
|
||||||
rising edge, to ensure that the device will receive the data it intends to
|
rising edge, to ensure that the device will receive the data it intends to
|
||||||
send. All of this only occurs when CS is set low.
|
send. All of this only occurs when CS is set low. This is known as *mode 0*
|
||||||
|
|
||||||
|
Ther are several other modes. All of the modes are detailed in the table below.
|
||||||
|
|
||||||
|
| Mode | CLK default | Send on | Sample on |
|
||||||
|
--------------------------------------------
|
||||||
|
| 0 | LOW | falling edge | rising edge |
|
||||||
|
| 1 | LOW | rising edge | falling edge |
|
||||||
|
| 2 | HIGH | rising edge | falling edge |
|
||||||
|
| 3 | HIGH | falling edge | rising edge |
|
||||||
|
|
||||||
|
|
||||||
|
|
||||||
|
|
||||||
|
Loading…
Reference in New Issue
Block a user