Update for 16-11-21 13:45
This commit is contained in:
parent
98f8fd666a
commit
d92c577eaa
@ -315,4 +315,8 @@ data register is the most signifigant bit, and Bit 0 is the least. When ADLAR
|
||||
is high, Bit 15 is the most signifigant, while Bit 6 is the least.
|
||||
|
||||
When running pins in analog mode, the digital input buffer on the pin can also
|
||||
be disabled (this is ideal to save power).
|
||||
be disabled (this is ideal to save power). This is done by modifying the
|
||||
Digital Input Disable Register 0 (DIDR0 0x7E). Bits 5-0 correspond to ADC5-0
|
||||
pins (A5-A0 on the Nano). ADC7 and ADC6 do not have digital input pins, and
|
||||
therefore do not need digital disable bits.
|
||||
|
||||
|
Loading…
Reference in New Issue
Block a user